GitHub 中文社区

回车: Github搜索 Shift+回车: Google搜索

©2025 GitHub中文社区论坛 GitHub官网网站地图 GitHub官方翻译

GitHub on X
GitHub on Facebook
GitHub on LinkedIn
GitHub on YouTube
GitHub on Twitch
GitHub on TikTok
GitHub’s organization on GitHub

集合主题趋势排行榜

#

fpga

Website
Wikipedia

openwall / john

John the Ripper jumbo - advanced offline password cracker, which supports hundreds of hash and cipher types, and runs on many operating systems, CPUs, GPUs, and even some FPGAs

翻译 - 这是开膛手约翰（John Ripper）“巨型”版本的官方仓库。 “ bleinging-jumbo”分支基于2019年5月14日发布的1.9.0-Jumbo-1。在“主”分支（CVS：https：//cvsweb.openwall.com/cgi/cvsweb.cgi/Owl/packages/john/john/src/）。

john C ripper password jtr opencl gpgpu Assembly cracker crypt hash simd openmp gpu fpga mpi

C 10.97 k

4 天前

PaddlePaddle / Paddle-Lite

#计算机科学#PaddlePaddle High Performance Deep Learning Inference Engine for Mobile and Edge (飞桨高性能深度学习端侧推理引擎）

移动深度学习神经网络 arm mdl baidu embedded mali fpga mobile-deep-learning

C++ 7.05 k

2 个月前

logisim-evolution/logisim-evolution

logisim-evolution / logisim-evolution

Digital logic design tool and simulator

翻译 - 数字逻辑设计器和模拟器

logisim-evolution 教学 circuit circuits digital-circuit digital-circuits simulator logic digital-logic digital-logic-design fpga timing-diagram logisim vhdl Verilog

Java 5.46 k

9 天前

LeiWang1999 / FPGA

帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目

fpga xilinx Verilog pynq

4.42 k

3 年前

open-sdr/openwifi

open-sdr / openwifi

open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software

翻译 - 开源IEEE802.11 / Wi-Fi基带芯片/ FPGA设计

fpga ofdm 802-11 zynq Linux xilinx analog-devices mac80211 csma dma Verilog hls openwifi ad9361 sdr software-defined-radio ieee80211 wifi xilinx-fpga hardware

C 4.05 k

12 小时前

enjoy-digital / litex

Build your hardware, easily!

翻译 - 轻松构建硬件！

fpga hardware system-on-chip

C 3.18 k

7 天前

HyperDbg/HyperDbg

HyperDbg / HyperDbg

State-of-the-art native debugging tools

翻译 - HyperDbg调试器是一种开放源代码，用户模式和内核模式的Windows调试器，其重点是使用硬件技术。

hypervisor hyperdbg debugger ept windows-kernel hook kernel-debugger debug binary-analysis malware-analysis 逆向工程安全 debugging debugging-tool chip fpga hardware logic-analyzer

C 3.13 k

9 天前

SpinalHDL / VexRiscv

A FPGA friendly 32 bit RISC-V CPU implementation

RISC-V soc cpu vhdl Verilog fpga

Assembly 2.69 k

1 个月前

openhwgroup / cva6

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

systemverilog-hdl cpu asic fpga rv64gc ariane RISC-V

Assembly 2.4 k

5 天前

darklife / darkriscv

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

RISC-V rv32i Verilog fpga rtl core processor cpu

Verilog 2.23 k

5 天前

jbush001 / NyuziProcessor

GPGPU microprocessor architecture

翻译 - GPGPU微处理器架构

fpga gpu-computing gpu Verilog hardware microprocessor graphics processor-architecture

C 2.05 k

4 个月前

GlasgowEmbedded / glasgow

Scots Army Knife for electronics

hardware usb debugging-tool fpga

Python 1.96 k

7 天前

corundum / corundum

Open source FPGA-based NIC and platform for in-network compute

fpga Linux Network

Verilog 1.83 k

8 个月前

FPGAwars/icestudio

FPGAwars / icestudio

#编辑器#❄️ Visual editor for open FPGA boards

editor fpga blocks Verilog ide JavaScript

JavaScript 1.75 k

5 天前

SpinalHDL / SpinalHDL

Scala based HDL

Scala rtl vhdl Verilog fpga

Scala 1.74 k

2 天前

pConst / basic_verilog

Must-have verilog systemverilog modules

fpga delay debounce encoder xilinx Verilog tcl synchronizer pwm uart hls

Verilog 1.73 k

4 个月前

stnolting/neorv32

stnolting / neorv32

🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

RISC-V vhdl fpga soc Microcontroller processor cpu system-on-chip embedded rtl rtos smp multi-core

VHDL 1.69 k

1 天前

amaranth-lang / amaranth

A modern hardware definition language and toolchain based on Python

翻译 - 更新的Python工具箱，用于构建复杂的数字硬件

Python 1.64 k

8 天前

analogdevicesinc / hdl

HDL libraries and projects

analog-devices Verilog fpga Hacktoberfest

Verilog 1.6 k

15 小时前

olofk/serv

SERV - The SErial RISC-V CPU

Verilog fpga asic RISC-V

Verilog 1.5 k

11 天前

loading...