openram · GitHub Topics

google / skywater-pdk

Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.

翻译 - 开源工艺设计套件，可用于SkyWater Technology Foundry的130nm节点。

eda openroad openram asic asic-library skywater pdk magic

Python 3.07 k

4 个月前

The-OpenROAD-Project / OpenLane

OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.

asic magic yosys openroad skywater openram vlsi system-on-chip foundry rtl Verilog

Python 1.44 k

15 天前

efabless / caravel

Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.

magic yosys openroad openram

Verilog 316

15 天前

efabless / caravel_mpw-one

Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.

magic openram openroad yosys

Verilog 134

3 年前

ShonTaware / SRAM_SKY130

Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns

openram

SourcePawn 66

4 年前

SinaKarvandi / hardware-design-stack

The source codes used in the blog post available at: https://rayanfam.com/topics/hardware-design-stack/

asic chisel chisel3 fpga gtkwave openram verilator Verilog vhdl vitis vivado-hls

VHDL 8

1 年前