An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
翻译 - 具有按序排列的内核，按序排列的内核，加速器等的敏捷RISC-V SoC设计框架
