GitHub 中文社区
回车: Github搜索    Shift+回车: Google搜索
论坛
排行榜
趋势
登录

©2025 GitHub中文社区论坛GitHub官网网站地图GitHub官方翻译

  • X iconGitHub on X
  • Facebook iconGitHub on Facebook
  • Linkedin iconGitHub on LinkedIn
  • YouTube iconGitHub on YouTube
  • Twitch iconGitHub on Twitch
  • TikTok iconGitHub on TikTok
  • GitHub markGitHub’s organization on GitHub

编程语言

”verilog“ 的搜索结果

Stephen Williams
iverilog
Stephen Williams@steveicarus

Icarus Verilog

C++3.09 k
2 小时前
Verilog

Verilog is a hardware description language used to model electronic systems.

  • 查看主题

相关主题

Verilogfpgaasicverilatorrtlsystemverilogsynthesisuart

Google   Bing   GitHub

verilog-ethernet
@alexforencich

Verilog Ethernet components for FPGA implementation

Verilog2.62 k
4 个月前
verilog
@seldridge

Repository for basic (and not so basic) Verilog blocks with high re-use potential

Verilogrtlhardwarefpga
Verilog582
7 年前
verilog-axi
@alexforencich

Verilog AXI components for FPGA implementation

Verilog1.76 k
4 个月前
basic_verilog
@pConst

Must-have verilog systemverilog modules

fpgadelaydebounceencoderxilinx
Verilog1.8 k
3 个月前
verilog-pcie
@alexforencich

Verilog PCI express components

Verilog1.37 k
1 年前
vtr-verilog-to-routing
@verilog-to-routing

Verilog to Routing -- Open Source CAD Flow for FPGA Research

fpgacadVerilogplacement
C++1.12 k
4 小时前
verilog-axis
@alexforencich

Verilog AXI stream components for FPGA implementation

Python810
4 个月前
verilog-uart
@alexforencich

Verilog UART

Verilog493
4 个月前
VerilogBoy
@zephray

A Pi emulating a GameBoy sounds cheap. What about an FPGA?

Verilog493
3 年前
verilog-format
@ericsonj

Verilog formatter

Java149
2 年前
uart
@jamieiles

Verilog UART

Verilog172
12 年前
sv2v
@zachjs

SystemVerilog to Verilog conversion

systemverilogVerilogconversionyosys
Haskell640
13 天前
fpganes
@strigeus

NES in Verilog

Verilog193
4 年前
async_fifo
@dpretet

A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog

Verilogverification
Verilog354
1 年前
cores
@ultraembedded

Various HDL (Verilog) IP Cores

Verilogrtlfpgaverilator
Verilog816
4 年前
clash-compiler
@clash-lang

Haskell to VHDL/Verilog/SystemVerilog compiler

HaskellfpgavhdlVerilog
Haskell1.51 k
16 天前
sdram-controller
@stffrdhrn

Verilog SDRAM memory controller

Verilog328
8 年前
mips-cpu
@jmahler

MIPS CPU implemented in Verilog

Verilog618
8 年前
verilog-perl
@veripool

Verilog parser, preprocessor, and related tools for the Verilog-Perl package

Perl127
1 年前
Git_Bilbili
@aq12138

verilog

Verilog21
2 年前
oh
@aolofsson

Verilog library for ASIC and FPGA designers

Verilog1.31 k
1 年前
verilog-i2c
@alexforencich

Verilog I2C interface for FPGA implementation

Verilog623
4 个月前
loading...